Abstract: An area-efficient charge pump (AE-CP) used for embedded flash memory is proposed with the combination of an area-efficient voltage doubler (AE-VD). An optimized strategy for AE-CP with local boost technique is discussed to maximize output capability by using low-voltage MOS capacitors together. The proposed circuits are simulated in a 130nm CMOS process. Simulation results show the proposed AE-VD decreases the power consumption by 11.4%. And the proposed AE-CP with proposed voltage doubler achieves 29% improvement of the maximum output capability as compared to the conventional CP. A 253 × 8KB embedded flash memory IP has been fabricated in HHGrace 130nm 4 poly 4 metal CMOS process. The die size of the proposed IP is 0.65mm 2 and the area size of charge pump has been reduced to 0.0317mm 2 with an optimized α=0.6 and the area ratio decreases by 10%.
Introduction
In recent decades, the growing portable equipment market has created a strong demand for embedded flash (eFlash) memories due to the merits of high security, small size, low cost, and low power consumption [1] . Low chip area has become a key design aspect for eFlash memories. Since the high voltage is supplied by on-chip charge pump (CP) [2] , the complicated operation voltage feature of eFlash memories [1, 3] requires large area penalty of CP. Several designs of charge pump targeting smaller size and higher output capability have been proposed [3, 4, 5, 6] . The issues of output ripple [4] and gate-oxide reliability [5] may become significant, or extra power dissipation, area occupation [6] and uneconomical process integration [3] are produced.
In this paper, an area-efficient charge pump (AE-CP) is proposed to reduce the area size with the combination of an area-efficient voltage doubler (AE-VD). An optimized design for balancing area size and output capability is then discussed. Fig. 1 shows the circuit diagram of a conventional 2-stage CMOS charge pump [7] . As shown in Fig. 1 , CLK and CLKb are two anti-phase signals.
Conventional charge pump
To avoid degradation of threshold voltage due to the body effect, a bulk switching technique is employed to keep the body of PMOS at the highest voltage [8, 9] . Considering the clock frequency f and supply voltage Vdd, the output voltage of the N -stage CP with ideal MOSFETs can be given by
where V clk is the amplitude of CLK and CLKb, I L is the load current, C b and C s are the boosting capacitor and the parasitic capacitor attached to it, respectively. Values of parasitic capacitors are expressed through values of boosting capacitors with help of coefficient κ,
In each stage, low density high-voltage MOSFETs (HV MOS CAP, 2fF/µm 2 ) are used as the boosting capacitors to tolerate high voltage, which cause quite large area penalty. Regarding CP as a simplified model of capacitors to storage charges and switches to control transfer, and considering that the capacitor's area displays a substantial correlation with its value, the total area A of CP is equal to
where m is the ratio between the area and value of boosting capacitors, which depends only on the technology. As a result, one way to reduce the area is boosting the amplitude of clock [10] . 
owing to the charge sharing action between C d and load capacitor C load . A cascode PMOS P2 is employed to reduce the off-state leakage current in the case that a high voltage appears in boosting node A. Likewise, a series of low-voltage NMOS N2 and N3 is introduced to replace the HV NMOS NH3 as N2 is used for isolation with the gate driven by VDD, resulting in small area size. HV MOS capacitor is no longer required in doubler circuit because no high voltage difference occurs. Further, low-voltage MOS capacitor (LV MOS CAP, 10fF/µm 2 ) is adopted as C d to reduce its area.
However, the voltage doubler suffers a current leakage which pre-charges C load to Vdd quickly during the switching moments. That is, an initial voltage exists in load capacitor. Hence, the output V outd can be modulated as:
4 Area-efficiency charge pump circuit Fig. 3 shows the proposed AE-CP with local boost technique. The V clk of the boosting capacitor is derived from the voltage doubler circuit (that is, C load =C b ) and boosts up to a higher level. Taking the parasitic capacitor into account, V outd can be expressed as
Put V clk =V outd into (1), it could be concluded that
It is evident that relation (5) shows V clk is enhanced by means of the doubler circuit. Hence, the proposed AE-CP is able to enhance the output capability. By using the local boost scheme with area-efficient voltage doubler together, the area of CP could be greatly reduced due to the LV MOS capacitor. This design poses a tradeoff between area size and output capability. Fig. 3 . Proposed area-efficiency charge pump.
Output capability maximization
Now, estimate the output capability improvement of AE-CP by comparing the output voltage under the same area directly. It may be acceptable for a comparison that the area of transistors in CP cell and doubler circuit can be both neglected. Assume that the area of total capacitance used in AE-CP (boosting capacitor and doubler capacitor) is C and capacitance ratio is α, i.e., the size of boosting capacitor has been assumed to be proportional to the total capacitor, C, through the coefficient α which is greater than zero. Thus, based on the following relation between the HV and LV MOS capacitances: C LV =5·C HV for the same area, the value of boosting capacitor C b and doubler capacitor C d are described as follows:
For α=1, it means only boosting capacitor exists, that is, the proposed CP turns to be the conventional one.
Substituting (6) into (5), output becomes
According to (7), output is expressed dependently of the capacitance ratio in the same charge pump's area size. It's clearly that an appropriate value of α can maximize the output capability. Hence, differentiating the output voltage derived from relationship (7) with respect to capacitance ratio α, it could be concluded that:
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Let V (α) equal to zero to find the optimal α which should be a real number with 0 < α ≤ 1, then the optimal α is given by
6 Performance evaluation Fig. 4 shows the transient behavior and power consumption of the conventional and proposed voltage doubler with their optimum PMOS/NMOS size. Evidently, the proposed voltage doubler not only has a higher output but also consumes less power. The average power consumption of the proposed circuit decreases by 11.4% with C d and C load of 4pF and 1pF, respectively. The benefits will be more significant for mass adoption of the proposed voltage doubler. Fig. 4 . Transient output and current waveform of voltage doubler.
In Fig. 5 , the output voltages and power efficiency are simulated in a 130nm CMOS process and plotted as a function of capacitance ratio respectively. The supply voltage Vdd is 1.5V, and the operation frequency is 60MHz with a load current of 8µA, when the total capacitance equals 1.2pF at parasitic coefficient κ=0.04. Fig. 5(a) is the simulation results and calculation results of AE-VD circuit. It is observed that the simulation value is slightly greater than the calculated one when α is around 1 mainly because the parasitic capacitors attached to C d cannot be negligible as C d decreases. Fig. 5(b) is the simulation results and calculation results of 1-stage AE-CP circuit. It can be concluded that the proposed circuits enhance the output capability by a maximum of 29% (at α ≈ 0.6) whereas the theoretical value is 39% (at α=0.4). Thus, the AE-CP can reduce the area size equivalently. The reason for the 
Verification
A 253×8KB embedded flash memory IP was fabricated in HHGrace 130nm 4 poly 4 metal CMOS process to demonstrate the proposed area-efficiency charge pump with α=0.6. Fig. 6 shows the microphotograph of the flash memory IP. The size of the proposed IP is 0.65mm 2 and the size of periphery circuits is 0.109mm 2 , while the charge pump area size is 0.0317mm 2 . Fig. 7 shows the normalized area ratio for sub-blocks of the proposed and Baseline IPs. Baseline is a 128×16KB flash IP without AE-CP. The area ratio of charge pump decreases by 10%. 
Conclusion
A 253×8KB embedded flash memory IP employing the area-efficiency charge pump was fabricated in HHGrace 130nm 4 poly 4 metal CMOS process. The AE-CP is proposed to enhance the output capability with the combination of an AE-VD. An optimized strategy for AE-CP with local boost technique is discussed to maximize output capability by using low-voltage MOS capacitors together. Simulation results show the proposed AE-VD decreases the power consumption by 11.4%. And the proposed AE-CP with AE-VD achieves 29% improvement of the maximum output capability. The area size of CP has been reduced to 0.0317mm 2 with an optimized α=0.6 and the area ratio decreases by 10%. The die size of the IP is 0.65mm 2 .
